Subject: [PATCH v4 2/9] pinctrl: single: support gpio request and free

From: [email-masked] (Tony Lindgren)
Date: Tue, 13 Nov 2012 09:34:04 -0800

* Linus Walleij <[email-masked]> [121113 05:09]:
> On Wed, Nov 7, 2012 at 11:27 PM, Tony Lindgren <[email-masked]> wrote:
> > * Haojian Zhuang <[email-masked]> [121107 07:21]:
> >> Marvell's PXA/MMP silicon also match the behavior of pinctrl-single.
> >> Each pin binds to one register. A lot of pins could be configured
> >> as gpio.
> >>
> >> Now add these properties in below.
> >> <gpio range phandle>:
> >>       include "pinctrl-single,gpio" & "pinctrl,gpio-func" properties.
> >>
> >>       pinctrl-single,gpio: <gpio base, npins in range, register offset>
> >>
> >>       pinctrl-single,gpio-func: <gpio function value in mux>
> >>
> >> pinctrl-single,gpio-ranges: phandle list of gpio range array
> >
> > This one looks OK to me now:
> >
> > Acked-by: Tony Lindgren <[email-masked]>
> >
> 
> So:
> - Will this patch in isolation apply to my pinctrl tree?
> - In that case, do you want me to apply it?
> 
> Acked-by: Linus Walleij <[email-masked]>

I guess the best way to go is if Linus applies this and
the debugfs fix one into some immutable pinctrl branch that
various SoC branches can pull in as needed.

The generic pinconf patch still needs few updates.

Regards,

Tony