From: Peter Geis <pgwipeout@gmail•com>
To: Rob Herring <robh+dt@kernel•org>, Heiko Stuebner <heiko@sntech•de>
Cc: Peter Geis <pgwipeout@gmail•com>,
devicetree@vger•kernel.org, linux-arm-kernel@lists•infradead.org,
linux-rockchip@lists•infradead.org, linux-kernel@vger•kernel.org
Subject: [PATCH v2 2/4] arm64: dts: rockchip: add Quartz64-A pmu_io_domains
Date: Thu, 27 Jan 2022 19:38:06 -0500 [thread overview]
Message-ID: <20220128003809.3291407-3-pgwipeout@gmail.com> (raw)
In-Reply-To: <20220128003809.3291407-1-pgwipeout@gmail.com>
Several io power domains on the Quartz64-A operate at 1.8v.
Add the pmu_io_domains definition to enable support for this.
This permits the enablement of the following features:
sdio - wifi support
sdhci - mmc-hs200-1_8v
Signed-off-by: Peter Geis <pgwipeout@gmail•com>
---
arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
index d9eb92d59099..33c2c18caaa9 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
@@ -482,6 +482,19 @@ vcc_sd_h: vcc-sd-h {
};
};
+&pmu_io_domains {
+ pmuio1-supply = <&vcc3v3_pmu>;
+ pmuio2-supply = <&vcc3v3_pmu>;
+ vccio1-supply = <&vccio_acodec>;
+ vccio2-supply = <&vcc_1v8>;
+ vccio3-supply = <&vccio_sd>;
+ vccio4-supply = <&vcc_1v8>;
+ vccio5-supply = <&vcc_3v3>;
+ vccio6-supply = <&vcc1v8_dvp>;
+ vccio7-supply = <&vcc_3v3>;
+ status = "okay";
+};
+
&sdhci {
bus-width = <8>;
mmc-hs200-1_8v;
--
2.25.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists•infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-01-28 1:03 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-28 0:38 [PATCH v2 0/4] Quartz64-A fixes and enablement from 5.17-rc1 Peter Geis
2022-01-28 0:38 ` [PATCH v2 1/4] arm64: dts: rockchip: fix Quartz64-A ddr regulator voltage Peter Geis
2022-01-28 0:38 ` Peter Geis [this message]
2022-01-28 0:38 ` [PATCH v2 3/4] arm64: dts: rockchip: add Quartz64-A sdmmc1 node Peter Geis
2022-01-28 0:38 ` [PATCH v2 4/4] arm64: dts: rockchip: add Quartz64-A con40 hardware Peter Geis
2022-01-29 17:57 ` [PATCH v2 0/4] Quartz64-A fixes and enablement from 5.17-rc1 Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220128003809.3291407-3-pgwipeout@gmail.com \
--to=pgwipeout@gmail$(echo .)com \
--cc=devicetree@vger$(echo .)kernel.org \
--cc=heiko@sntech$(echo .)de \
--cc=linux-arm-kernel@lists$(echo .)infradead.org \
--cc=linux-kernel@vger$(echo .)kernel.org \
--cc=linux-rockchip@lists$(echo .)infradead.org \
--cc=robh+dt@kernel$(echo .)org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox