Subject: [PATCH 3/6] irqchip: gic: use writel instead of dsb + writel_relaxed

From: [email-masked] (Marc Zyngier)
Date: Thu, 06 Feb 2014 11:39:13 +0000

On 06/02/14 11:30, Will Deacon wrote:
> When sending an SGI to another CPU, we require a DSB to ensure that
> any pending stores to normal memory are made visible to the recipient
> before the interrupt arrives.
> 
> Rather than use a dsb() (which will soon cause an assembly error on
> arm64) followed by a writel_relaxed, we can use a writel instead, which
> will emit a dsb st prior to the str.
> 
> Cc: Thomas Gleixner <[email-masked]>
> Cc: Marc Zyngier <[email-masked]>
> Signed-off-by: Will Deacon <[email-masked]>

Looks sensible to me.

Acked-by: Marc Zyngier <[email-masked]>

	M.
-- 
Jazz is not dead. It just smells funny...