From: wangzhou1@hisilicon•com (Zhou Wang)
To: linux-arm-kernel@lists•infradead.org
Subject: [PATCH v5 4/5] Documentation: DT: Add HiSilicon PCIe host binding
Date: Tue, 28 Jul 2015 15:28:26 +0800 [thread overview]
Message-ID: <55B72F1A.50701@hisilicon.com> (raw)
In-Reply-To: <1437794486-21134-5-git-send-email-wangzhou1@hisilicon.com>
On 2015/7/25 11:21, Zhou Wang wrote:
> This patch adds related DTS binding document for HiSilicon PCIe host driver.
>
> Signed-off-by: Zhou Wang <wangzhou1@hisilicon•com>
Hi Arnd and Rob,
As Bjorn mentioned in v4 series, this patch need your ack.
Could you help to review this patch?
Thanks,
Zhou
> ---
> .../devicetree/bindings/pci/hisilicon-pcie.txt | 46 ++++++++++++++++++++++
> 1 file changed, 46 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
>
> diff --git a/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt b/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
> new file mode 100644
> index 0000000..2afc9d1
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
> @@ -0,0 +1,46 @@
> +HiSilicon PCIe host bridge DT description
> +
> +HiSilicon PCIe host controller is based on Designware PCI core.
> +It shares common functions with PCIe Designware core driver and inherits
> +common properties defined in
> +Documentation/devicetree/bindings/pci/designware-pci.txt.
> +
> +Additional properties are described here:
> +
> +Required properties:
> +- compatible: Should contain "hisilicon,hip05-pcie".
> +- reg: Should contain rc_dbi, subctrl, config registers location and length.
> +- reg-names: Must include the following entries:
> + "rc_dbi": controller configuration registers;
> + "subctrl": whole PCIe hosts configuration registers;
> + "config": PCIe configuration space registers.
> +- msi-parent: Should be its_pcie which is an ITS receiving MSI interrupts.
> +- port-id: Should be 0, 1, 2 or 3.
> +
> +Optional properties:
> +- status: Either "ok" or "disabled".
> +- dma-coherent: Present if DMA operations are coherent.
> +
> +Example:
> + pcie at 0xb0080000 {
> + compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
> + reg = <0 0xb0080000 0 0x10000>, <0 0xb0000000 0 0x10000>,
> + <0x220 0x00000000 0 0x2000>;
> + reg-names = "rc_dbi", "subctrl", "config";
> + bus-range = <0 15>;
> + msi-parent = <&its_pcie>;
> + #address-cells = <3>;
> + #size-cells = <2>;
> + device_type = "pci";
> + dma-coherent;
> + ranges = <0x82000000 0 0x00000000 0x220 0x00000000 0 0x10000000>;
> + num-lanes = <8>;
> + port-id = <1>;
> + #interrupts-cells = <1>;
> + interrupts-map-mask = <0xf800 0 0 7>;
> + interrupts-map = <0x0 0 0 1 &mbigen_pcie 1 10
> + 0x0 0 0 2 &mbigen_pcie 2 11
> + 0x0 0 0 3 &mbigen_pcie 3 12
> + 0x0 0 0 4 &mbigen_pcie 4 13>;
> + status = "ok";
> + };
>
next prev parent reply other threads:[~2015-07-28 7:28 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-07-25 3:21 [PATCH v5 0/5] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05 Zhou Wang
2015-07-25 3:21 ` [PATCH v5 1/5] ARM/PCI: remove align_resource in pci_sys_data Zhou Wang
2015-07-28 7:17 ` Zhou Wang
2015-07-28 17:44 ` Lorenzo Pieralisi
2015-07-30 22:48 ` Rob Herring
2015-07-31 7:57 ` Gabriele Paoloni
2015-07-25 3:21 ` [PATCH v5 2/5] PCI: designware: Add ARM64 support Zhou Wang
2015-07-28 6:21 ` Zhou Wang
2015-08-04 9:34 ` James Morse
2015-08-04 10:23 ` Gabriele Paoloni
2015-08-04 10:40 ` James Morse
2015-08-04 10:43 ` Gabriele Paoloni
2015-08-05 1:40 ` Zhou Wang
2015-07-29 17:24 ` Lorenzo Pieralisi
2015-07-30 3:17 ` Zhou Wang
2015-07-25 3:21 ` [PATCH v5 3/5] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05 Zhou Wang
2015-07-25 3:21 ` [PATCH v5 4/5] Documentation: DT: Add HiSilicon PCIe host binding Zhou Wang
2015-07-28 7:28 ` Zhou Wang [this message]
2015-07-25 3:21 ` [PATCH v5 5/5] MAINTAINERS: Add pcie-hisi maintainer Zhou Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=55B72F1A.50701@hisilicon.com \
--to=wangzhou1@hisilicon$(echo .)com \
--cc=linux-arm-kernel@lists$(echo .)infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox