From: wangzhou1@hisilicon•com (Zhou Wang)
To: linux-arm-kernel@lists•infradead.org
Subject: [PATCH v9 5/6] Documentation: DT: Add HiSilicon PCIe host binding
Date: Wed, 16 Sep 2015 09:14:16 +0800 [thread overview]
Message-ID: <55F8C268.2020809@hisilicon.com> (raw)
In-Reply-To: <55F874F9.1060804@kernel.org>
On 2015/9/16 3:43, Rob Herring wrote:
> On 09/15/2015 07:49 AM, Zhou Wang wrote:
>> This patch adds related DTS binding document for HiSilicon PCIe host driver.
>>
>> Signed-off-by: Zhou Wang <wangzhou1@hisilicon•com>
>> ---
>> .../devicetree/bindings/pci/hisilicon-pcie.txt | 46 ++++++++++++++++++++++
>> 1 file changed, 46 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
>>
>> diff --git a/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt b/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
>> new file mode 100644
>> index 0000000..2afc9d1
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/pci/hisilicon-pcie.txt
>> @@ -0,0 +1,46 @@
>> +HiSilicon PCIe host bridge DT description
>> +
>> +HiSilicon PCIe host controller is based on Designware PCI core.
>> +It shares common functions with PCIe Designware core driver and inherits
>> +common properties defined in
>> +Documentation/devicetree/bindings/pci/designware-pci.txt.
>> +
>> +Additional properties are described here:
>> +
>> +Required properties:
>> +- compatible: Should contain "hisilicon,hip05-pcie".
>> +- reg: Should contain rc_dbi, subctrl, config registers location and length.
>> +- reg-names: Must include the following entries:
>> + "rc_dbi": controller configuration registers;
>> + "subctrl": whole PCIe hosts configuration registers;
>> + "config": PCIe configuration space registers.
>> +- msi-parent: Should be its_pcie which is an ITS receiving MSI interrupts.
>> +- port-id: Should be 0, 1, 2 or 3.
>
> What is port-id for? Use of instance indexes need to have good reason.
>
> Rob
There are four PCIe controllers in HiSilicon Hip05 SoC, port-id just indicates
which one we use. And we will use port-id to locate related registers in driver.
Thanks,
Zhou
>
>
> .
>
next prev parent reply other threads:[~2015-09-16 1:14 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-09-15 12:49 [PATCH v9 0/6] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05 Zhou Wang
2015-09-15 12:49 ` [PATCH v9 1/6] PCI: designware: move calculation of bus addresses to DRA7xx Zhou Wang
2015-09-15 12:49 ` [PATCH v9 2/6] ARM/PCI: remove align_resource in pci_sys_data Zhou Wang
2015-09-15 12:49 ` [PATCH v9 3/6] PCI: designware: Add ARM64 support Zhou Wang
2015-09-22 2:52 ` Zhou Wang
2015-09-22 17:05 ` Pratyush Anand
2015-09-23 3:25 ` Zhou Wang
2015-09-15 12:49 ` [PATCH v9 4/6] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05 Zhou Wang
2015-09-15 12:49 ` [PATCH v9 5/6] Documentation: DT: Add HiSilicon PCIe host binding Zhou Wang
2015-09-15 19:43 ` Rob Herring
2015-09-16 1:14 ` Zhou Wang [this message]
2015-09-16 2:17 ` Rob Herring
2015-09-16 3:24 ` Zhou Wang
2015-09-15 12:49 ` [PATCH v9 6/6] MAINTAINERS: Add pcie-hisi maintainer Zhou Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=55F8C268.2020809@hisilicon.com \
--to=wangzhou1@hisilicon$(echo .)com \
--cc=linux-arm-kernel@lists$(echo .)infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox