Subject: Re: [PATCH] ssb: pci: implement serdes workaround

From: Andreas Schwab <[email-masked]>
Date: Tue, 31 May 2011 19:07:19 +0200

Larry Finger <[email-masked]> writes:

> On 05/31/2011 10:54 AM, Andreas Schwab wrote:
>> Larry Finger<[email-masked]>  writes:
>>
>>>  From the traceback, it must be the serdes_pll_device read that failed.
>>
>> Why not ssb_pcicore_polarity_workaround (note r4 == 0x134)?
>
> Mainly because the last two steps in the traceback are
>
> [c2ca5c40] [f2146244] ssb_pcie_read+0x4c/0x54 [ssb]
> [c2ca5c50] [f2146440] ssb_pcicore_serdes_workaround+0x1c/0x170 [ssb]

Which exactly is what ssb_pcicore_polarity_workaround is doing.

Andreas.

-- 
Andreas Schwab, [email-masked]
GPG Key fingerprint = 58CA 54C7 6D53 942B 1756  01D3 44D5 214B 8276 4ED5
"And now for something completely different."