public inbox for linux-arm-kernel@lists.infradead.org 
 help / color / mirror / Atom feed
From: Shawn Guo <shawnguo@kernel•org>
To: Leonard Crestez <leonard.crestez@nxp•com>
Cc: "Mark Rutland" <mark.rutland@arm•com>,
	"Artur Świgoń" <a.swigon@partner•samsung.com>,
	"Jacky Bai" <ping.bai@nxp•com>,
	"Viresh Kumar" <viresh.kumar@linaro•org>,
	"Michael Turquette" <mturquette@baylibre•com>,
	"Angus Ainslie" <angus@akkea•ca>,
	"Alexandre Bailon" <abailon@baylibre•com>,
	"Matthias Kaehlcke" <mka@chromium•org>,
	"Abel Vesa" <abel.vesa@nxp•com>,
	"Saravana Kannan" <saravanak@google•com>,
	"Krzysztof Kozlowski" <krzk@kernel•org>,
	linux-clk@vger•kernel.org, "Chanwoo Choi" <cw00.choi@samsung•com>,
	"MyungJoo Ham" <myungjoo.ham@samsung•com>,
	linux-imx@nxp•com, devicetree@vger•kernel.org,
	linux-pm@vger•kernel.org, "Rob Herring" <robh+dt@kernel•org>,
	"Martin Kepplinger" <martink@posteo•de>,
	"Silvano di Ninno" <silvano.dininno@nxp•com>,
	linux-arm-kernel@lists•infradead.org,
	"Dong Aisheng" <aisheng.dong@nxp•com>,
	"Anson Huang" <Anson.Huang@nxp•com>,
	"Stephen Boyd" <sboyd@kernel•org>,
	"Rafael J. Wysocki" <rjw@rjwysocki•net>,
	"Kyungmin Park" <kyungmin.park@samsung•com>,
	kernel@pengutronix•de, "Fabio Estevam" <fabio.estevam@nxp•com>,
	"Georgi Djakov" <georgi.djakov@linaro•org>
Subject: Re: [PATCH v7 2/5] clk: imx: Mark dram pll on 8mm and 8mn with CLK_GET_RATE_NOCACHE
Date: Mon, 9 Dec 2019 09:16:15 +0800	[thread overview]
Message-ID: <20191209011614.GR3365@dragon> (raw)
In-Reply-To: <9d986ef7a3cb379cea59616ad18e96e3245cbaba.1574458460.git.leonard.crestez@nxp.com>

On Fri, Nov 22, 2019 at 11:45:01PM +0200, Leonard Crestez wrote:
> DRAM frequency switches are executed in firmware and can change the
> configuration of the DRAM PLL outside linux. Mark these CLKs with
> CLK_GET_RATE_NOCACHE so we always read back the PLL config registers and
> recalculate rates.
> 
> In current DRAM frequency tables on 8mm/8mn only the maximum frequency
> uses the PLL so it's always configured in the same way. However reading
> back the PLL configuration is the correct behavior and allows additional
> setpoints in the future.
> 
> Signed-off-by: Leonard Crestez <leonard.crestez@nxp•com>
> Reviewed-by: Abel Vesa <abel.vesa@nxp•com>

Applied, thanks.

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists•infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2019-12-09  1:16 UTC|newest]

Thread overview: 25+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-11-22 21:44 [PATCH v7 0/5] PM / devfreq: Add dynamic scaling for imx8m ddr controller Leonard Crestez
2019-11-22 21:45 ` [PATCH v7 1/5] clk: imx8m: Set CLK_GET_RATE_NOCACHE on dram clocks Leonard Crestez
2019-11-25  1:25   ` Stephen Boyd
2019-12-09  1:15   ` Shawn Guo
2019-11-22 21:45 ` [PATCH v7 2/5] clk: imx: Mark dram pll on 8mm and 8mn with CLK_GET_RATE_NOCACHE Leonard Crestez
2019-11-25  1:26   ` Stephen Boyd
2019-12-09  1:16   ` Shawn Guo [this message]
2019-11-22 21:45 ` [PATCH v7 3/5] dt-bindings: memory: Add bindings for imx8m ddr controller Leonard Crestez
2019-11-22 21:45 ` [PATCH v7 4/5] PM / devfreq: Add dynamic scaling " Leonard Crestez
2019-11-24 23:59   ` Chanwoo Choi
2019-11-26 19:44     ` Rob Herring
2019-11-26 23:25       ` Chanwoo Choi
2019-11-22 21:45 ` [PATCH v7 5/5] arm64: dts: imx8m: Add ddr controller nodes Leonard Crestez
2019-11-28 14:43   ` Adam Ford
2019-11-29  5:33     ` Leonard Crestez
2019-12-09  1:34   ` Shawn Guo
2019-12-18 13:35 ` [PATCH v7 0/5] PM / devfreq: Add dynamic scaling for imx8m ddr controller Adam Ford
2019-12-18 14:44   ` Leonard Crestez
2019-12-18 15:05     ` Adam Ford
2019-12-18 15:16       ` Leonard Crestez
2019-12-18 15:37         ` Adam Ford
2019-12-18 16:22           ` Leonard Crestez
2019-12-18 16:42             ` Adam Ford
     [not found]               ` <CAHCN7xKjpN_XEGLj-1jMG5mBbF=su67k+10frheLt+L1XaR0-g@mail.gmail.com>
2020-01-13 23:36                 ` Leonard Crestez
2020-01-15 20:09                   ` Adam Ford

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20191209011614.GR3365@dragon \
    --to=shawnguo@kernel$(echo .)org \
    --cc=Anson.Huang@nxp$(echo .)com \
    --cc=a.swigon@partner$(echo .)samsung.com \
    --cc=abailon@baylibre$(echo .)com \
    --cc=abel.vesa@nxp$(echo .)com \
    --cc=aisheng.dong@nxp$(echo .)com \
    --cc=angus@akkea$(echo .)ca \
    --cc=cw00.choi@samsung$(echo .)com \
    --cc=devicetree@vger$(echo .)kernel.org \
    --cc=fabio.estevam@nxp$(echo .)com \
    --cc=georgi.djakov@linaro$(echo .)org \
    --cc=kernel@pengutronix$(echo .)de \
    --cc=krzk@kernel$(echo .)org \
    --cc=kyungmin.park@samsung$(echo .)com \
    --cc=leonard.crestez@nxp$(echo .)com \
    --cc=linux-arm-kernel@lists$(echo .)infradead.org \
    --cc=linux-clk@vger$(echo .)kernel.org \
    --cc=linux-imx@nxp$(echo .)com \
    --cc=linux-pm@vger$(echo .)kernel.org \
    --cc=mark.rutland@arm$(echo .)com \
    --cc=martink@posteo$(echo .)de \
    --cc=mka@chromium$(echo .)org \
    --cc=mturquette@baylibre$(echo .)com \
    --cc=myungjoo.ham@samsung$(echo .)com \
    --cc=ping.bai@nxp$(echo .)com \
    --cc=rjw@rjwysocki$(echo .)net \
    --cc=robh+dt@kernel$(echo .)org \
    --cc=saravanak@google$(echo .)com \
    --cc=sboyd@kernel$(echo .)org \
    --cc=silvano.dininno@nxp$(echo .)com \
    --cc=viresh.kumar@linaro$(echo .)org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox