From: Thierry Reding <thierry.reding@kernel•org>
To: "Bjorn Helgaas" <bhelgaas@google•com>,
"Lorenzo Pieralisi" <lpieralisi@kernel•org>,
"Krzysztof Wilczyński" <kwilczynski@kernel•org>,
"Manivannan Sadhasivam" <mani@kernel•org>,
"Rob Herring" <robh@kernel•org>,
"Krzysztof Kozlowski" <krzk+dt@kernel•org>,
"Conor Dooley" <conor+dt@kernel•org>,
"Thierry Reding" <thierry.reding@gmail•com>,
"Jonathan Hunter" <jonathanh@nvidia•com>,
"Karthikeyan Mitran" <m.karthikeyan@mobiveil•co.in>,
"Hou Zhiqiang" <Zhiqiang.Hou@nxp•com>,
"Thomas Petazzoni" <thomas.petazzoni@bootlin•com>,
"Pali Rohár" <pali@kernel•org>,
"Michal Simek" <michal.simek@amd•com>,
"Kevin Xie" <kevin.xie@starfivetech•com>,
"Thierry Reding" <thierry.reding@kernel•org>,
"Aksh Garg" <a-garg7@ti•com>
Cc: linux-pci@vger•kernel.org, devicetree@vger•kernel.org,
linux-tegra@vger•kernel.org, linux-kernel@vger•kernel.org,
linux-arm-kernel@lists•infradead.org,
Thierry Reding <treding@nvidia•com>,
Manikanta Maddireddy <mmaddireddy@nvidia•com>
Subject: [PATCH v6 0/4] PCI: tegra: Add Tegra264 support
Date: Tue, 02 Jun 2026 13:33:22 +0200 [thread overview]
Message-ID: <20260602-tegra264-pcie-v6-0-edbcfa7a78fe@nvidia.com> (raw)
Hi,
this series adds support for the PCIe controllers found on the Tegra264
SoC. There are six instances, one of which is for internal purposes only
and the other five are general purpose.
The first patch tweaks the DT bindings slightly to avoid new DT compiler
warnings that slipped through because they are now disabled by default
(-Wno-unit_address_vs_reg).
Before adding the driver in patch 3, patch 2 introduces some new common
wait times for PCIe and unifies the way that drivers use them. Finally,
patch 4 reorders the reg and reg-names property entries to match the
bindings changes from patch 1.
All of the prerequisites were merged in v7.1-rc1, so this can be applied
to the PCI tree directly. Optionally I can also pick up patch 4 into the
Tegra tree, but there should be no conflicts, so feel free to pick this
up with the rest.
Thanks,
Thierry
Changes in v6:
- address review comments from Sashiko
- rebase onto v7.1-rc1, adjust DT bindings patch accordingly
- Link to v5: https://patch.msgid.link/20260526-tegra264-pcie-v5-0-84a813b979d7@nvidia.com
Changes in v5:
- address review comments for the PCI driver patch
- Link to v4: https://patch.msgid.link/20260402-tegra264-pcie-v4-0-21e2e19987e8@nvidia.com
Changes in v4:
- strip out dependencies that are going in through the ARM SoC tree
- revert bindings to oneOf construct so that we don't produce new DTC
warnings
- Link to v3: https://patch.msgid.link/20260326135855.2795149-1-thierry.reding@kernel.org
Changes in v3:
- integrate PCI standard wait times patch into the series to maintain
bisectability
- fix review comments from Mikko
- Link to v2: https://patch.msgid.link/20260320225443.2571920-1-thierry.reding@kernel.org
Changes in v2:
- fix an issue with sanity-checking disabled BARs
- address review comments
- Link to v1: https://patch.msgid.link/20260319160110.2131954-1-thierry.reding@kernel.org
Thanks,
Thierry
---
Thierry Reding (4):
dt-bindings: pci: Strictly distinguish C0 from C1-C5
PCI: Use standard wait times for PCIe link monitoring
PCI: tegra: Add Tegra264 support
arm64: tegra: Reorder reg and reg-names to match bindings
.../bindings/pci/nvidia,tegra264-pcie.yaml | 79 ++-
arch/arm64/boot/dts/nvidia/tegra264.dtsi | 48 +-
drivers/pci/controller/Kconfig | 9 +-
drivers/pci/controller/Makefile | 1 +
.../controller/cadence/pcie-cadence-host-common.c | 6 +-
.../pci/controller/cadence/pcie-cadence-lga-regs.h | 5 -
drivers/pci/controller/mobiveil/pcie-mobiveil.c | 4 +-
drivers/pci/controller/mobiveil/pcie-mobiveil.h | 5 -
drivers/pci/controller/pci-aardvark.c | 7 +-
drivers/pci/controller/pcie-tegra264.c | 556 +++++++++++++++++++++
drivers/pci/controller/pcie-xilinx-nwl.c | 9 +-
drivers/pci/controller/plda/pcie-starfive.c | 9 +-
12 files changed, 655 insertions(+), 83 deletions(-)
---
base-commit: 9153998d6bc78594c0c853e0eea84db778855a47
change-id: 20260402-tegra264-pcie-e30abe23da07
Best regards,
--
Thierry Reding <treding@nvidia•com>
next reply other threads:[~2026-06-02 11:33 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-02 11:33 Thierry Reding [this message]
2026-06-02 11:33 ` [PATCH v6 1/4] dt-bindings: pci: Strictly distinguish C0 from C1-C5 Thierry Reding
2026-06-02 13:45 ` Rob Herring (Arm)
2026-06-02 15:40 ` Rob Herring
2026-06-02 11:33 ` [PATCH v6 2/4] PCI: Use standard wait times for PCIe link monitoring Thierry Reding
2026-06-02 11:33 ` [PATCH v6 3/4] PCI: tegra: Add Tegra264 support Thierry Reding
2026-06-02 16:49 ` Jon Hunter
2026-06-02 11:33 ` [PATCH v6 4/4] arm64: tegra: Reorder reg and reg-names to match bindings Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260602-tegra264-pcie-v6-0-edbcfa7a78fe@nvidia.com \
--to=thierry.reding@kernel$(echo .)org \
--cc=Zhiqiang.Hou@nxp$(echo .)com \
--cc=a-garg7@ti$(echo .)com \
--cc=bhelgaas@google$(echo .)com \
--cc=conor+dt@kernel$(echo .)org \
--cc=devicetree@vger$(echo .)kernel.org \
--cc=jonathanh@nvidia$(echo .)com \
--cc=kevin.xie@starfivetech$(echo .)com \
--cc=krzk+dt@kernel$(echo .)org \
--cc=kwilczynski@kernel$(echo .)org \
--cc=linux-arm-kernel@lists$(echo .)infradead.org \
--cc=linux-kernel@vger$(echo .)kernel.org \
--cc=linux-pci@vger$(echo .)kernel.org \
--cc=linux-tegra@vger$(echo .)kernel.org \
--cc=lpieralisi@kernel$(echo .)org \
--cc=m.karthikeyan@mobiveil$(echo .)co.in \
--cc=mani@kernel$(echo .)org \
--cc=michal.simek@amd$(echo .)com \
--cc=mmaddireddy@nvidia$(echo .)com \
--cc=pali@kernel$(echo .)org \
--cc=robh@kernel$(echo .)org \
--cc=thierry.reding@gmail$(echo .)com \
--cc=thomas.petazzoni@bootlin$(echo .)com \
--cc=treding@nvidia$(echo .)com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox